Mixed Memory Mode
In this mode, some percentage of PMEM capacity is directly accessible to specific applications (App Direct), while the rest serves as system memory. The App Direct part of PMEM is displayed as persistent memory, while the rest of PMEM capacity is displayed as system memory. DRAM DIMMs act as cache in this mode.
With one processor
| ||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Configuration | Processor 1 | |||||||||||||||
16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
8 DIMMs and 8 PMEMs | D | P | D | P | D | P | D | P | P | D | P | D | P | D | P | D |
8 DIMMs and 4 PMEMs | D | D | P | D | D | P | P | D | D | P | D | D | ||||
8 DIMMs and 1 PMEM* | D | D | P | D | D | D | D | D | D | |||||||
Note * Not-interleaved mode only. Does not support 100% interleaved mode. |
With two processors
| ||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Configuration | Processor 1 | |||||||||||||||
16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
16 DIMMs and 16 PMEMs | D | P | D | P | D | P | D | P | P | D | P | D | P | D | P | D |
16 DIMMs and 8 PMEMs | D | D | P | D | D | P | P | D | D | P | D | D | ||||
16 DIMMs and 2 PMEMs* | D | D | P | D | D | D | D | D | D | |||||||
Note * Not-interleaved mode only. Does not support 100% interleaved mode. | ||||||||||||||||
Configuration | Processor 2 | |||||||||||||||
32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | |
16 DIMMs and 16 PMEMs | D | P | D | P | D | P | D | P | P | D | P | D | P | D | P | D |
16 DIMMs and 8 PMEMs | D | D | P | D | D | P | P | D | D | P | D | D | ||||
16 DIMMs and 2 PMEMs* | D | D | P | D | D | D | D | D | D | |||||||
Note * Not-interleaved mode only. Does not support 100% interleaved mode. |
Give documentation feedback