Memory Mode
In this mode, PMEMs act as volatile system memory, while DRAM DIMMs act as cache.
| ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Configuration | Processor 1 | |||||||||||
| iMC2 | iMC3 | iMC1 | iMC0 | |||||||||
| CH1 (F) | CH0 (E) | CH1 (H) | CH0 (G) | CH0 (C) | CH1 (D) | CH0 (A) | CH1 (B) | |||||
| DRAM | PMEM | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
| 4 | 4 | P | D | P | D | D | P | D | P | |||
Give documentation feedback