Skip to main content

DCPMM Installation order: App Direct mode with six processors

When implementing App Direct Mode, any supported DIMMs in any capacity can be installed.

When eight processors are installed in the server:

  • Processors 1 and 2 are installed in the lower system board of the lower compute tray.

  • Processors 3 and 4 are installed in the upper system board of the lower compute tray.

  • Processors 5 and 6 are installed in the lower system board of the upper compute tray.

Several configurations are supported with implementing App Direct mode with eight processors:

  • 6 DCPMMs/ 6 DRAM DIMMs per processor

  • 4 DCPMMs/ 6 DRAM DIMMs per processor

  • 2 DCPMMs/8 DRAM DIMMs per processor

  • 2 DCPMMs/ 6 DRAM DIMMs per processor

  • 2 DCPMMs/ 4 DRAM DIMMs per processor

  • 1 DCPMM/6 DRAM DIMMs per processor

  • 1 DCPMM in the system

6 DCPMMs/ 6 DRAM DIMMs per processor​

Table 1. App Direct mode with 6 DCPMMs and 6 DRAM DIMMs per processor (6 processors). In the table below: P = DCPMM D = DRAM DIMM
Processor 1Processor 2
123456 789101112131415161718 192021222324
DPDPDP PDPDPDDPDPDP PDPDPD
Processor 3Processor 4
123456 789101112131415161718 192021222324
DPDPDP PDPDPDDPDPDP PDPDPD
Processor 5Processor 6
123456 789101112131415161718 192021222324
DPDPDP PDPDPDDPDPDP PDPDPD

4 DCPMMs/ 6 DRAM DIMMs per processor​

Table 2. App Direct mode with 4 DCPMMs and 6 DRAM DIMMs per processor (6 processors). In the table below: P = DCPMM D = DRAM DIMM
Processor 1Processor 2
123456 789101112131415161718 192021222324
D DPDP PDPD DD DPDP PDPD D
Processor 3Processor 4
123456 789101112131415161718 192021222324
D DPDP PDPD DD DPDP PDPD D
Processor 5Processor 6
123456 789101112131415161718 192021222324
D DPDP PDPD DD DPDP PDPD D

2 DCPMMs/ 8 DRAM DIMMs per processor​

Table 3. App Direct mode with 2 DCPMMs and 8 DRAM DIMMs per processor (8 processors). In the table below: P = DCPMM D = DRAM DIMM
Processor 1Processor 2
123456 789101112131415161718 192021222324
P DDDD DDDD PP DDDD DDDD P
Processor 3Processor 4
123456 789101112131415161718 192021222324
P DDDD DDDD PP DDDD DDDD P
Processor 5Processor 6
123456 789101112131415161718 192021222324
P DDDD DDDD PP DDDD DDDD P

2 DCPMMs/ 6 DRAM DIMMs per processor​

Table 4. App Direct mode with 2 DCPMMs and 6 DRAM DIMMs per processor (6 processors). In the table below: P = DCPMM D = DRAM DIMM
Processor 1Processor 2
123456 789101112131415161718 192021222324
D D DP PD D DD D DP PD D D
Processor 3Processor 4
123456 789101112131415161718 192021222324
D D DP PD D DD D DP PD D D
Processor 5Processor 6
123456 789101112131415161718 192021222324
D D DP PD D DD D DP PD D D

2 DCPMMs/ 4 DRAM DIMMs per processor​

Table 5. App Direct mode with 2 DCPMMs and 4 DRAM DIMMs per processor (6 processors). In the table below: P = DCPMM D = DRAM DIMM
Processor 1Processor 2
123456 789101112131415161718 192021222324
P D D   D D PP D D   D D P
Processor 3Processor 4
123456 789101112131415161718 192021222324
P D D   D D PP D D   D D P
Processor 5Processor 6
123456 789101112131415161718 192021222324
P D D   D D PP D D   D D P

1 DCPMM/6 DRAM DIMMs per processor​

Table 6. App Direct mode with 1 DCPMMs and 6 DRAM DIMMs. In the table below: P = DCPMM D = DRAM DIMM
Processor 1Processor 2
123456 789101112131415161718 192021222324
D D D  PD D DD D D  PD D D
Processor 3Processor 4
123456 789101112131415161718 192021222324
D D D  PD D DD D D  PD D D
Processor 5Processor 6
123456 789101112131415161718 192021222324
D D D  PD D DD D D  PD D D

1 DCPMM in the system​

Table 7. App Direct mode with 1 DCPMM in the system. In the table below: P = DCPMM D = DRAM DIMM
Processor 1Processor 2
123456 789101112131415161718 192021222324
D D D  PD D DD D D   D D D
Processor 3Processor 4
123456 789101112131415161718 192021222324
D D D   D D DD D D   D D D
Processor 5Processor 6
123456 789101112131415161718 192021222324
D D D   D D DD D D   D D D